


Page 2
Power supplies

Page 3
USB 2.0 interface, LPC4370 USB, reset, crystal, jtag/swd

Page 4
Boot mode, LPC4370 IOs, external spi flash

Page 5
External JTAG/Cortex debug interface

Page 6
Analog channel, digital channels, jtag/swd/trace interface




UL = UnLoaded = normally not mounted component.


Default jumper settings are indicated in the schematic.
However, always check jumper positions on actual boards
since there is no guarantee that all jumpers are in default place.

NXP Semiconductors	
TITLE: LPC-Link2_v3_RevA	
Document Number:	REV:
Date: 2013-10-28 17:37:10	Sheet: 1/6


Power supply




Power Supply Access connector



LPC4370 power supplies



Target Power supply



NXP Semiconductors

TITLE: LPC-Link2_v3_RevA

Document Number:


REV:

Date: 2013-10-28 17:37:10

Sheet: 2/6



USB 2.0 OTG Interface

LPC4370 USB



LPC4370 reset, crystal, JTAG/SWD

LED



NXP Semiconductors

TITLE: LPC-Link2_v3_RevA


Document Number:

REV:


Date: 2013-10-28 17:37:10


Sheet: 3/6

Boot mode - DFU USB0 (0b0101)
 - SPIFI (0b0001)



LPC4370 IOs





JTAG/SWD/TRACE Interface

NXP Semiconductors	
TITLE: LPC-Link2_v3_RevA	
Document Number:	REV:
Date: 2013-10-28 17:37:10	Sheet: 5/6

